Ads
related to: amd athlon 64 sockets with power adapter
Search results
Results From The WOW.Com Content Network
AMD Processors for Desktops: AMD Phenom, AMD Athlon FX, AMD Athlon X2 Dual-Core, AMD Athlon, and AMD Sempron Processor. sandpile.org – AA-64 implementation – AMD K8. AMD 64 OPN reference guide – Fab51. Socket AM2 CPUs listed, specced, priced up – The Inquirer. Chip identification by model number.
The Athlon 64 is a ninth-generation, AMD64 -architecture microprocessor produced by Advanced Micro Devices (AMD), released on September 23, 2003. [1] It is the third processor to bear the name Athlon, and the immediate successor to the Athlon XP. [2] The Athlon 64 was the second processor to implement the AMD64 architecture (after the Opteron ...
Successor. AM2. This article is part of the CPU socket series. Socket 939 (also known as Socket AM1) is a CPU socket released by AMD in June 2004 to supersede the previous Socket 754 for Athlon 64 processors. Socket 939 was succeeded by Socket AM2 in May 2006. It was the second socket designed for AMD's AMD64 range of processors.
AMD Athlon II P320 with Socket S1 layout. Socket S1 is a 638 pin, low profile, ZIF, 1.27mm pitch socket. [1] It replaces the existing Socket 754 in the mobile computing segment (e.g. laptops) as well as the microPGA Socket 563 form factor. Socket S1 CPUs can include support for dual-channel DDR2 SDRAM, dual-core mobile CPUs, and virtualization ...
Socket A. Socket A (also known as Socket 462) is a zero insertion force pin grid array (PGA) CPU socket used for AMD processors ranging from the Athlon Thunderbird to the Athlon XP/MP 3200+, and AMD budget processors including the Duron and Sempron. Socket A also supports AMD Geode NX embedded processors (derived from the Mobile Athlon XP).
The Athlon 64 X2 is the first native dual-core desktop central processing unit (CPU) designed by Advanced Micro Devices (AMD). It was designed from scratch as native dual-core by using an already multi-CPU enabled Athlon 64, joining it with another functional core on one die, and connecting both via a shared dual-channel memory controller/north bridge and additional control logic.