When.com Web Search

Search results

  1. Results From The WOW.Com Content Network
  2. NOR gate - Wikipedia

    en.wikipedia.org/wiki/NOR_gate

    NOR Gates are basic logic gates, and as such they are recognised in TTL and CMOS ICs. The standard, 4000 series , CMOS IC is the 4001, which includes four independent, two-input, NOR gates. The pinout diagram is as follows:

  3. NOR logic - Wikipedia

    en.wikipedia.org/wiki/NOR_logic

    A single NOR gate. A NOR gate or a NOT OR gate is a logic gate which gives a positive output only when both inputs are negative.. Like NAND gates, NOR gates are so-called "universal gates" that can be combined to form any other kind of logic gate.

  4. List of 7400-series integrated circuits - Wikipedia

    en.wikipedia.org/wiki/List_of_7400-series...

    triple 3-input NOR gate 14 SN74LS27: 74x28 4 quad 2-input NOR gate driver N O =30 14 SN74LS28: 74x29 2 dual 4-input NOR gate 14 US7429A: 74x30 1 single 8-input NAND gate 14 SN74LS30: 74x31 6 hex delay elements (two 6ns, two 23-32ns, two 45-48ns) 16 SN74LS31: 74x32 4 quad 2-input OR gate: 14 SN74LS32: 74x33 4 quad 2-input NOR gate open-collector ...

  5. Logic gate - Wikipedia

    en.wikipedia.org/wiki/Logic_gate

    A NAND gate is equivalent to an OR gate with negated inputs, and a NOR gate is equivalent to an AND gate with negated inputs. This leads to an alternative set of symbols for basic gates that use the opposite core symbol (AND or OR) but with the inputs and outputs negated. Use of these alternative symbols can make logic circuit diagrams much ...

  6. Flip-flop (electronics) - Wikipedia

    en.wikipedia.org/wiki/Flip-flop_(electronics)

    A gated SR latch circuit diagram constructed from AND gates (on left) and NOR gates (on right) A gated SR latch can be made by adding a second level of NAND gates to an inverted SR latch. The extra NAND gates further invert the inputs so a SR latch becomes a gated SR latch (a SR latch would transform into a gated SR latch with inverted enable).

  7. Emitter-coupled logic - Wikipedia

    en.wikipedia.org/wiki/Emitter-coupled_logic

    The picture represents a typical ECL circuit diagram based on Motorola's MECL. In this schematic, transistor T5′ represents the output transistor of a previous ECL gate that provides a logic signal to input transistor T1 of an OR/NOR gate whose other input is at T2 and has outputs Y and Y.

  8. NMOS logic - Wikipedia

    en.wikipedia.org/wiki/NMOS_logic

    The R-pulled circuit acts like a NOR gate that sinks OUT to the GND. As an example, here is a NOR gate implemented in schematic NMOS. If either input A or input B is high (logic 1, = True), the respective MOS transistor acts as a very low resistance between the output and the negative supply, forcing the output to be low (logic 0, = False).

  9. List of 4000-series integrated circuits - Wikipedia

    en.wikipedia.org/wiki/List_of_4000-series...

    The following is a list of CMOS 4000-series digital logic integrated circuits.In 1968, the original 4000-series was introduced by RCA.Although more recent parts are considerably faster, the 4000 devices operate over a wide power supply range (3V to 18V recommended range for "B" series) and are well suited to unregulated battery powered applications and interfacing with sensitive analogue ...