When.com Web Search

  1. Ads

    related to: best amd cpu 2009

Search results

  1. Results From The WOW.Com Content Network
  2. List of AMD processors - Wikipedia

    en.wikipedia.org/wiki/List_of_AMD_processors

    Llano AMD Fusion (K10 cores + Redwood-class GPU) (launch Q2 2011, this is the first AMD APU) uses Socket FM1 Bulldozer architecture; Bulldozer, Piledriver, Steamroller, Excavator (2011–2017) [ edit ]

  3. List of AMD Turion processors - Wikipedia

    en.wikipedia.org/wiki/List_of_AMD_Turion_processors

    Turion 64 is a family of CPUs designed by AMD for the mobile computing market. Features overview ... January 2009: SMF200UOAX3DV Sempron 210U: 1500 MHz: 256 KB: 800 ...

  4. List of AMD Athlon II processors - Wikipedia

    en.wikipedia.org/wiki/List_of_AMD_Athlon_II...

    The AMD Athlon II family is a 64-bit microprocessor family from ... 2009 AD605EHDK42GI C3 2.3 GHz 4 × 512 KB ... Most Regor-based processors feature double the L2 ...

  5. List of AMD Athlon processors - Wikipedia

    en.wikipedia.org/wiki/List_of_AMD_Athlon_processors

    Athlon is a family of CPUs designed by AMD, targeted mostly at the desktop market.The name "Athlon" has been largely unused as just "Athlon" since 2001 when AMD started naming its processors Athlon XP, but in 2008 began referring to single core 64-bit processors from the AMD Athlon X2 and AMD Phenom product lines.

  6. Phenom II - Wikipedia

    en.wikipedia.org/wiki/Phenom_II

    Phenom II is a family of AMD's multi-core 45 nm processors using the AMD K10 microarchitecture, succeeding the original Phenom. Advanced Micro Devices released the Socket AM2+ version of Phenom II in December 2008, while Socket AM3 versions with DDR3 support, along with an initial batch of triple- and quad-core processors were released on February 9, 2009. [1]

  7. Table of AMD processors - Wikipedia

    en.wikipedia.org/wiki/Table_of_AMD_processors

    Architecture Fabrication (nm) Family Release Date Code name Model Group Cores SMT Clock rate () Bus Speed & Type [a] Cache Socket Memory Controller Features L1 L2